CHIP-PLACEMENT ALIGNMENT TECHNIQUE.

M. S. Chester, M. A. Lavin, R. H. Taylor

Research output: Contribution to journalArticlepeer-review

Abstract

Chip positioning by relating the positions of solder balls and mating connection pads (vias) indirectly - by determining the positional relationship of balls and of vias separately to a reference mark, rather than to each other - increases total positional accuracy and convenience. Two measured relationships are outlined. They can be used to determine the solder ball/via pad misalignment and from that determination produce a command to the placement tool to correct the misalignment.

Original languageEnglish (US)
Pages (from-to)3653-3655
Number of pages3
JournalIBM technical disclosure bulletin
Volume27
Issue number6
StatePublished - Nov 1 1984
Externally publishedYes

ASJC Scopus subject areas

  • Engineering(all)

Fingerprint Dive into the research topics of 'CHIP-PLACEMENT ALIGNMENT TECHNIQUE.'. Together they form a unique fingerprint.

Cite this